Abstract-This paper studies the space vector pulse width modulation technique (SVPWM) for the three-phase threelevel nine switches voltage source inverter. The proposed inverter is based on the two level inverter topology where it consists of a main inverter switches Q 1 , Q 2 , Q 3 , Q 4 , Q 5 , and Q 6 , an auxiliary three bidirectional switches S 1 , S 2 , and S 3 and two capacitor banks C 1 , and C 2 . Ideal switches and diodes will be assumed and the dc bus capacitor bank voltages fluctuations will be absent. The effectiveness of the SVPWM control scheme will be verified by the simulations results in the worst case where two very low switching frequencies values of 1 kHz and 5 kHz will be considered. Open loop controller experimental measurements at 1 kHz switching frequency will be provided.
I. INTRODUCTION Figure 1 shows a three-phase three-level inverter topology based on the two-level inverter topology which has been proposed in [1] . Switches Q 1 , Q 2 , Q 3 , Q 4 , Q 5 , and Q 6 represent the two-level inverter topology besides bidirectional switches S 1, S 2 , and S 3 represent an auxiliary circuit. It employs a simple control scheme at low switching frequency due to that the selected harmonic elimination technique (SHE) has been chosen to generate switches pulses required for optimum operation or lowest voltage output total harmonic distortion (THD). It has been found that switches Q 1 , Q 2 , Q 3 , Q 4 , Q 5 , and Q 6 operate at main line power frequency, while bidirectional switches S 1, S 2 , and S 3 operate at twice main line power frequency. The main line power frequency is chosen at 50 Hz. Such a way of creating output waveforms has some advantages: simple control circuitry besides operation at low switching frequency make the problem of both electromagnetic interference (EMI) and devices voltage stress to be nearly absent. The main disadvantage of such a control method is a high harmonic content of the output voltage-THD amounts to 15.5% which needs extra filter which increases the complexity of the layout circuit and the component used.
With the introduction of multi-level voltage-source converters [2] , various modulation techniques have been developed for pulse width modulation (PWM). PWM has been studied extensively during the past decades. Many different PWM methods have been developed to achieve less THD, easy implementation and less computation time. With the development of microprocessors, spacevector modulation (SVM) has become one of the most important PWM methods for three-phase converters [3] - [6] . It uses the space-vector concept to compute the duty cycle of the switches and it is simply the digital implementation of PWM modulators.
The paper will start in section II with explaining the block diagram of the proposed inverter, and the analysis of the SVM for the three-level inverter. Section III subsequently presents the SVM algorithm for the three-level nine switches inverter. Serving as a reference for inverter validity, section IV gives Matlab simulated results which are used for verifying the performance of the proposed design procedure whose analysis is presented in Section II for the three-level nine switches inverter. Last, Section V summarizes the conclusion presented in the paper.
II. SPACE VECTOR MODULATION FOR THREE-LEVEL INVERTERS:
The schematic diagram of the three-phase threelevel nine switches voltage source inverter is shown in Figure 1 . It consists of three-phase three-level nine switches voltage source inverter and its control circuit. For simplicity, inverter switches and diodes are assumed to be ideal; in addition, inverter dc bus capacitor bank voltages fluctuations will be absent. Turning on one of the upper switches Q 1 or Q 3 
Where k a , k b , and k c ∈ [0, 1, 2], and switching states of line-to-line voltages are governed by the following equation.
Equation (2) can be put in matrix form as follows
Similarly, a reference line-to-line voltage vector in steady state can also be represented in vector form
Representing both of V (ka,b,c) THE SPACE VECTOR MODULATION ALGORITHM FOR 3-LEVELS INVERTER Based on algorthims explained in [7] [8] , switches ON/OFF states can be evaluated, the following steps summarizes this procedure.
-First step is the normalization of the reference line-toline space vector voltage as follows [7] :
This normalization depends on the number of levels of the multilevel inverter n and the voltage level value of the dc bus capacitors V dc .
-Locating the region of the reference line-to-line refernce space vector, calculating the three nearest line-to-line switching voltages v an v bn , and v cn , and their switching times are the second step [8] .
Having evaluated v an v bn , and v cn ,, therefore k a , k b , and k c , and hence switches on/off state can be derived as follows for phase a: Figure 11 respectively. Note that choosing operatation at low swicthing frequency represents the worst case where it is accompanied by injection much harmonics in the output, and the higher the swicthing frequency is employed the lower the harmonics contents in the output is produced. Figure 12 illustrates controlling pulses of inverter switches, for phase a, generated by DSP TMS320F2812 controller using the aforementioned procedure at 1 kHz switching frequency. Figure 13 illustrates the line-to-line voltage of V ab and V ca respectively, with 240V peak-to-peak and about 75V RMS. Figure 14 shows load phase voltages v an , v bn , and v cn referred to the neutral of the DC bus voltage. Figure 15 shows the line currents i a , and i b , while Figure  16 shows the line currents i b , and i c . The output current harmonic contents at switching frequency 1 kHz is shown in figure 17 . The simulation results and the laboratory measurements verify the effectiveness of the SVPWM control scheme for the proposed inverter 
CONCLUSION
The performance of the three-phase three-level nine switches inverter proposed in [1] has been improved in this paper by employing SVPWM control scheme. The simulation results have been provided for the worst case of operations where the switching frequency has been chosen very low 1 kHz and 5 kHz. The THD has been found 19.5% and 5.5% at 1 kHz and 5 kHz switching frequencies respectively; where the higher the swicthing frequency is employed the lower the harmonics contents in the output is produced. Open loop controller experimental measurements at 1 kHz switching frequency have been provided. The simulation results and the laboratory measurements verify the effectiveness of the SVPWM control scheme for the proposed inverter Figure 17: Harmonic current spectra for 1 kHz switching frequency.
